Amendment to the Claims:

This listing of claims will replace all prior versions and listings of claims in the application.

Listing of Claims:

1. - 5. (Canceled)

6. (currently amended) A method for making a semiconductor device comprising: forming a high-k gate dielectric layer on a substrate; forming a metal layer on said high-k gate dielectric layer; forming a masking layer on said metal layer, exposing part of said metal layer; and applying a wet etch chemistry that comprises an aqueous solution that includes between about 0.5 and about 5.0 moles/liter of a chelating agent; wherein, said exposed part of said metal layer is removed from said high-k gate dielectric layer by said chelating agent; and wherein, said chelating agent has a diameter that exceeds the thickness of said metal layer; and wherein, removal of said metal layer underneath said masking layer is blocked by said masking layer.

7. (previously presented) The method of claim 6 wherein said metal layer comprises a material selected from the group consisting of hafnium, zirconium, titanium, tantalum, aluminum, ruthenium, palladium, platinum, cobalt, nickel, a metal carbide, and a conductive metal oxide.

App. No. 10/704,498 Docket No. 42.P17821

- 8. (previously presented) The method of claim 6 wherein said high-k gate dielectric layer comprises a material selected from the group consisting of hafnium oxide, hafnium silicon oxide, lanthanum oxide, zirconium oxide, zirconium silicon oxide, tantalum oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate.
- 9. (previously presented) The method of claim 6 wherein said masking layer comprises polysilicon.
- 10. (previously presented) The method of claim 6 wherein said metal layer is between about 25 angstroms and about 50 angstroms thick.
- 11. (currently amended) A method for making a semiconductor device comprising: forming a high-k gate dielectric layer on a substrate;

forming a metal layer on said high-k gate dielectric layer, said metal layer being between about 25 angstroms and about 50 angstroms thick;

forming a polysilicon containing layer on said metal layer;

removing a first portion of said polysilicon layer to expose part of said metal layer; and

applying a wet etch chemistry that comprises an aqueous solution that includes between about 0.5 and about 5.0 moles/liter of a chelating agent to remove said exposed part of said metal layer from said high-k gate dielectric layer; wherein,

App. No. 10/704,498 Docket No. 42.P17821

said chelating agent has a diameter that exceeds the thickness of said metal layer; and wherein, removal of said metal layer underneath said polysilicon containing layer is blocked by said polysilicon containing layer.

- 12. (previously presented) The method of claim 11 wherein said high-k gate dielectric layer comprises a material selected from the group consisting of hafnium oxide, zirconium oxide, and aluminum oxide.
- 13. (previously presented) The method of claim 11 wherein said metal layer has a workfunction that is between about 3.9 eV and about 4.2 eV.
- 14. (previously presented) The method of claim 11 wherein said metal layer has a workfunction that is between about 4.9 eV and about 5.2 eV.
- 15. (previously presented) The method of claim 11 wherein said chelating agent is a hexa-dentate chelating agent that is selected from the group consisting of carboxylic acid based chelating agents, phosphonic acid based chelating agents, and phenol derivatives.
- 16. (previously presented) A method for making a semiconductor device comprising: forming a high-k gate dielectric layer on a substrate, said high-k gate dielectric layer comprising a material selected from the group consisting of hafnium oxide, zirconium oxide, and aluminum oxide;

App. No. 10/704,498 Docket No. 42.P17821

forming a first metal layer on said high-k gate dielectric layer, said first metal layer being between about 25 angstroms and about 50 angstroms thick;

removing a first portion of said first metal layer;

forming a second metal layer on said high-k gate dielectric layer, said second metal layer being between about 25 angstroms and about 50 angstroms thick, a first portion of said second metal layer covering the remaining portion of said first metal layer and a second portion of said second metal layer covering said high-k gate dielectric layer;

forming a polysilicon containing layer on said second metal layer;

removing a portion of said polysilicon layer selectively to said second metal layer to expose part of said second metal layer; and

removing the exposed part of said second metal layer and the underlying part of said first metal layer selectively to said high-k gate dielectric layer by exposing said second metal layer and said first metal layer to a wet chemistry that comprises an aqueous solution that includes between about 0.5 and about 5.0 moles/liter of a hexa-dentate chelating agent that is selected from the group consisting of carboxylic acid based chelating agents, phosphonic acid based chelating agents, and phenol derivatives; wherein, said hexa-dentate chelating agent has a diameter that exceeds the combined thickness of said first and said second metal layers.

17. (previously presented) The method of claim 16 wherein said first metal layer has a workfunction that is between about 3.9 eV and about 4.2 eV, comprises a material that is

App. No. 10/704,498 Docket No. 42.P17821

selected from the group consisting of hafnium, zirconium, titanium, tantalum, aluminum, and a metal carbide, and serves as a gate electrode for an NMOS transistor, and said second metal layer has a workfunction that is between about 4.9 eV and about 5.2 eV, comprises a material that is selected from the group consisting of ruthenium, palladium,

platinum, cobalt, nickel, and a conductive metal oxide, and serves as a gate electrode for

a PMOS transistor.

18. (previously presented) The method of claim 16 wherein said first metal layer has a

workfunction that is between about 4.9 eV and about 5.2 eV, comprises a material that is

selected from the group consisting of ruthenium, palladium, platinum, cobalt, nickel, and

a conductive metal oxide, and serves as a gate electrode for a PMOS transistor, and said

second metal layer has a workfunction that is between about 3.9 eV and about 4.2 eV,

comprises a material that is selected from the group consisting of hafnium, zirconium,

titanium, tantalum, aluminum, and a metal oxide, and serves as a gate electrode for an

NMOS transistor.

19. (previously presented) The method of claim 16 wherein less than about 100

angstroms of said second metal layer and the underlying part of said first metal layer are

removed from beneath said polysilicon containing layer, when the exposed part of said

second metal layer and the underlying part of said first metal layer are removed

selectively to said high-k gate dielectric layer.

App. No. 10/704,498 Docket No. 42.P17821 Examiner: K. Chen Art Unit: 1765

6

20. (previously presented) The method of claim 19 wherein less than about 50 angstroms of said second metal layer and the underlying part of said first metal layer are removed from beneath said polysilicon containing layer.

21. (currently amended) A method comprising:

forming a metal layer on a substrate, said metal layer having a thickness;

forming a mask on said metal layer wherein said mask exposes a portion of said metal

layer; and

applying a wet etchant that comprises an active etching ingredient to remove said

exposed portion of said metal layer from said substrate; wherein, said active

etching ingredient has a diameter that exceeds said thickness of said metal layer;

and wherein, removal of said metal layer underneath said mask is blocked by said

mask.

22. (previously presented) The method of claim 21 wherein said metal layer is between

about 25 angstroms and about 50 angstroms thick.

23. (previously presented) The method of claim 22 wherein said metal layer comprises a

material selected from the group consisting of hafnium, zirconium, titanium, tantalum,

aluminum, ruthenium, palladium, platinum, cobalt, nickel, a metal carbide, and a

conductive metal oxide.

App. No. 10/704,498 Docket No. 42.P17821

24. (currently amended) The method of claim 23 wherein said active etching ingredient comprises a chelating agent selected from the group consisting of carboxylic acid based chelating agents, derivatives of phenol, and phosphonic acid based chelating agents.

25. (currently amended) A method comprising:

forming a metal layer on a substrate or a high-k gate dielectric layer, said metal layer having a thickness;

forming a mask on said metal layer wherein said mask exposes a portion of said metal layer; and

applying a wet etchant that comprises an active <u>etching</u> ingredient to remove said exposed portion of said metal layer from said substrate; wherein, said active <u>etching</u> ingredient has a diameter that exceeds said thickness of said metal layer; thereby preventing said active <u>etching</u> ingredient from significantly undercutting said metal layer underneath said masking layer.

26. (currently amended) The method of claim 25 wherein said undercutting is less than 100 angstroms.

27. (currently amended) The method of Claim 26 wherein said undercutting is less than 100 angstroms, regardless of the duration of application of said wet etch chemistry.

App. No. 10/704,498 Docket No. 42.P17821 28. (previously presented) The method of claim 25 wherein said metal layer is between about 25 angstroms and about 50 angstroms thick.

29. (previously presented) The method of claim 28 wherein said metal layer comprises a material selected from the group consisting of hafnium, zirconium, titanium, tantalum, aluminum, ruthenium, palladium, platinum, cobalt, nickel, a metal carbide, and a conductive metal oxide.

30. (previously presented) The method of claim 25 wherein said high-k gate dielectric layer comprises a material selected from the group consisting of hafnium oxide, hafnium silicon oxide, lanthanum oxide, zirconium oxide, zirconium silicon oxide, tantalum oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate.

App. No. 10/704,498 Docket No. 42.P17821